\doxysection{stm32h7xx\+\_\+ll\+\_\+system.\+h}
\hypertarget{stm32h7xx__ll__system_8h_source}{}\label{stm32h7xx__ll__system_8h_source}\index{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_system.h@{C:/Users/ASUS/Desktop/dm-\/ctrlH7-\/balance-\/9025test/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_system.h}}
\mbox{\hyperlink{stm32h7xx__ll__system_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00033\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32H7xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ \_\_STM32H7xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00038\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00040\ }
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00047\ }
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#if\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00053\ }
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00055\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR0\_STATUS\_BIT\ \ \ 0x10000U}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR1\_STATUS\_BIT\ \ \ 0x20000U}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR2\_STATUS\_BIT\ \ \ 0x40000U}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR3\_STATUS\_BIT\ \ \ 0x80000U}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR4\_STATUS\_BIT\ \ \ 0x100000U}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR5\_STATUS\_BIT\ \ \ 0x200000U}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR6\_STATUS\_BIT\ \ \ 0x400000U}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B1\_SECTOR7\_STATUS\_BIT\ \ \ 0x800000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR0\_STATUS\_BIT\ \ \ 0x10000U}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR1\_STATUS\_BIT\ \ \ 0x20000U}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR2\_STATUS\_BIT\ \ \ 0x40000U}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR3\_STATUS\_BIT\ \ \ 0x80000U}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR4\_STATUS\_BIT\ \ \ 0x100000U}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR5\_STATUS\_BIT\ \ \ 0x200000U}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR6\_STATUS\_BIT\ \ \ 0x400000U}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_FLASH\_B2\_SECTOR7\_STATUS\_BIT\ \ \ 0x800000U}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00096\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00097\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C1\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C1\_FMP\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C2\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C2\_FMP\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C3\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C3\_FMP\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C4\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C4\_FMP\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C5\ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C5\_FMP\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB6\ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB6\_FMP\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB7\ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB7\_FMP\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB8\ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB8\_FMP\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB9\ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_I2C\_PB9\_FMP\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PMCR\_BOOSTEN)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ANALOG\_SWITCH\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_PMCR\_BOOSTEN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ANALOG\_SWITCH\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA0SO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ANALOG\_SWITCH\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PA1SO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ANALOG\_SWITCH\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC2SO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ANALOG\_SWITCH\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_PC3SO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00133\ }
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PMCR\_EPIS\_SEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ETH\_MII\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ETH\_RMII\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMCR\_EPIS\_SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_PMCR\_EPIS\_SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GPIOI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTJ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 9U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 10U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ }
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x000FUL\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x00F0UL\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x0F00UL\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xF000UL\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x000FUL\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x00F0UL\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x0F00UL\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xF000UL\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x000FUL\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x00F0UL\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x0F00UL\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xF000UL\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x000FUL\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x00F0UL\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0x0F00UL\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((0xF000UL\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ }
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_AXISRAM\_DBL\_ECC\ SYSCFG\_CFGR\_AXISRAML\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ }
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_ITCM\_DBL\_ECC\ \ \ \ SYSCFG\_CFGR\_ITCML\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00196\ }
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_DTCM\_DBL\_ECC\ \ \ \ SYSCFG\_CFGR\_DTCML\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00199\ }
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM1\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_SRAM1L\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM2\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_SRAM2L\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00205\ }
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR\_SRAM3L)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM3\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_SRAM3L\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CFGR\_SRAM3L*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00210\ }
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM4\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_SRAM4L\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_BKRAM\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_BKRAML\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_CM7\_LOCKUP\ \ \ \ \ \ SYSCFG\_CFGR\_CM7L\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_FLASH\_DBL\_ECC\ \ \ SYSCFG\_CFGR\_FLASHL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ }
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR\_PVDL\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_CM4\_LOCKUP\ \ \ \ \ \ SYSCFG\_CFGR\_CM4L\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CELL\_CODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REGISTER\_CODE\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CCCSR\_CS}\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ }
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_IWDG1\_SW\_CONTROL\_MODE\ \ \ 0U}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_IWDG1\_HW\_CONTROL\_MODE\ \ \ SYSCFG\_UR11\_IWDG1M}\textcolor{preprocessor}{}}
\DoxyCodeLine{00251\ }
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_IWDG2\_SW\_CONTROL\_MODE\ \ \ 0U}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_IWDG2\_HW\_CONTROL\_MODE\ \ \ SYSCFG\_UR12\_IWDG2M}\textcolor{preprocessor}{}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00262\ }
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_DTCM\_RAM\_SIZE\_2KB\ \ \ \ \ 0U}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_DTCM\_RAM\_SIZE\_4KB\ \ \ \ \ 1U}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_DTCM\_RAM\_SIZE\_8KB\ \ \ \ \ 2U}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_DTCM\_RAM\_SIZE\_16KB\ \ \ \ 3U}\textcolor{preprocessor}{}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR17\_TCM\_AXI\_CFG}\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ITCM\_AXI\_64KB\_320KB\ \ \ \ \ 0U}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ITCM\_AXI\_128KB\_256KB\ \ \ \ 1U}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ITCM\_AXI\_192KB\_192KB\ \ \ \ 2U}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_ITCM\_AXI\_256KB\_128KB\ \ \ \ 3U}\textcolor{preprocessor}{}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \#ifdef\ SYSCFG\_UR17\_TCM\_AXI\_CFG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PKGR\_PKG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP100\_PACKAGE\ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TQFP144\_PACKAGE\ \ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TQFP176\_UFBGA176\_PACKAGE\ \ \ \ 5U}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP208\_TFBGA240\_PACKAGE\ \ \ \ 8U}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#elif\ (STM32H7\_DEV\_ID\ ==\ 0x483UL)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_VFQFPN68\_INDUS\_PACKAGE\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TFBGA100\_LQFP100\_PACKAGE\ \ \ \ 1U}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP100\_INDUS\_PACKAGE\ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TFBGA100\_INDUS\_PACKAGE\ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_WLCSP115\_INDUS\_PACKAGE\ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP144\_PACKAGE\ \ \ \ \ \ \ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_UFBGA144\_PACKAGE\ \ \ \ \ \ \ \ \ \ \ \ 6U}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP144\_INDUS\_PACKAGE\ \ \ \ \ \ \ \ 7U}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_UFBGA169\_INDUS\_PACKAGE\ \ \ \ \ \ \ 8U}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_UFBGA176PLUS25\_INDUS\_PACKAGE\ 9U}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_LQFP176\_INDUS\_PACKAGE\ \ \ \ \ \ \ \ 10U}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_PKGR\_PKG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00311\ \ \ }
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BOR\_OFF\_RESET\_LEVEL\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BOR\_LOW\_RESET\_LEVEL\ \ \ \ \ \ SYSCFG\_UR2\_BORH\_0}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BOR\_MEDIUM\_RESET\_LEVEL\ \ \ SYSCFG\_UR2\_BORH\_1}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BOR\_HIGH\_RESET\_LEVEL\ \ \ \ \ SYSCFG\_UR2\_BORH}}
\DoxyCodeLine{00319\ }
\DoxyCodeLine{00323\ }
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_ASYNCH\ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE1\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE2\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE4\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM2\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM2\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM3\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM3\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM4\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM4\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM5\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM5\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM6\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM6\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM7\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM7\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM12\_STOP\ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM12\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM13\_STOP\ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM13\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM14\_STOP\ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_TIM14\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_LPTIM1\_STOP\ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_LPTIM1\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C1\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_I2C1\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C2\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_I2C2\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C3\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_I2C3\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C5\_STOP\ \ \ \ \ \ DBGMCU\_APB1LFZ1\_DBG\_I2C5\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_APB1HFZ1\_DBG\_FDCAN)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_FDCAN\_STOP\ \ \ \ DBGMCU\_APB1HFZ1\_DBG\_FDCAN\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_APB1HFZ1\_DBG\_FDCAN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_TIM23\_STOP\ \ \ \ DBGMCU\_APB1HFZ1\_DBG\_TIM23\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM23*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_TIM24\_STOP\ \ \ \ DBGMCU\_APB1HFZ1\_DBG\_TIM24\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*TIM24*/}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00375\ }
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM1\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_TIM1\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM8\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_TIM8\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM15\_STOP\ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_TIM15\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM16\_STOP\ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_TIM16\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM17\_STOP\ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_TIM17\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_HRTIM\_STOP\ \ \ \ \ DBGMCU\_APB2FZ1\_DBG\_HRTIM\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00390\ }
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB3\_GRP1\_WWDG1\_STOP\ \ \ \ \ \ DBGMCU\_APB3FZ1\_DBG\_WWDG1\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_I2C4\_STOP\ \ \ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_I2C4\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_LPTIM2\_STOP\ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_LPTIM2\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_LPTIM3\_STOP\ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_LPTIM3\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_LPTIM4\_STOP\ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_LPTIM4\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_LPTIM5\_STOP\ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_LPTIM5\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_RTC\_STOP\ \ \ \ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_RTC\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB4\_GRP1\_IWDG1\_STOP\ \ \ \ \ \ DBGMCU\_APB4FZ1\_DBG\_IWDG1\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00412\ }
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_0WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_1WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_2WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_3WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_4WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_5WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_6WS\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_7WS\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00427\ }
\DoxyCodeLine{00431\ }
\DoxyCodeLine{00432\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00433\ }
\DoxyCodeLine{00434\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00438\ }
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PMCR\_EPIS\_SEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00452\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetPHYInterface(uint32\_t\ Interface)}
\DoxyCodeLine{00453\ \{}
\DoxyCodeLine{00454\ \ \ MODIFY\_REG(SYSCFG-\/>PMCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800c0602616f6453ad544018b4324187}{SYSCFG\_PMCR\_EPIS\_SEL}},\ Interface);}
\DoxyCodeLine{00455\ \}}
\DoxyCodeLine{00456\ }
\DoxyCodeLine{00464\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetPHYInterface(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00465\ \{}
\DoxyCodeLine{00466\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>PMCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800c0602616f6453ad544018b4324187}{SYSCFG\_PMCR\_EPIS\_SEL}}));}
\DoxyCodeLine{00467\ \}}
\DoxyCodeLine{00468\ }
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_PMCR\_EPIS\_SEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00483\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_OpenAnalogSwitch(uint32\_t\ AnalogSwitch)}
\DoxyCodeLine{00484\ \{}
\DoxyCodeLine{00485\ \ \ SET\_BIT(SYSCFG-\/>PMCR,\ AnalogSwitch);}
\DoxyCodeLine{00486\ \}}
\DoxyCodeLine{00487\ }
\DoxyCodeLine{00501\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_CloseAnalogSwitch(uint32\_t\ AnalogSwitch)}
\DoxyCodeLine{00502\ \{}
\DoxyCodeLine{00503\ \ \ CLEAR\_BIT(SYSCFG-\/>PMCR,\ AnalogSwitch);}
\DoxyCodeLine{00504\ \}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_PMCR\_BOOSTEN}\textcolor{preprocessor}{}}
\DoxyCodeLine{00515\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00516\ \{}
\DoxyCodeLine{00517\ \ SET\_BIT(SYSCFG-\/>PMCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b2360aaafba9f1c07db18e37b1b03a}{SYSCFG\_PMCR\_BOOSTEN}})\ ;}
\DoxyCodeLine{00518\ \}}
\DoxyCodeLine{00519\ }
\DoxyCodeLine{00528\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00529\ \{}
\DoxyCodeLine{00530\ \ CLEAR\_BIT(SYSCFG-\/>PMCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b2360aaafba9f1c07db18e37b1b03a}{SYSCFG\_PMCR\_BOOSTEN}})\ ;}
\DoxyCodeLine{00531\ \}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_PMCR\_BOOSTEN*/}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00551\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00552\ \{}
\DoxyCodeLine{00553\ \ \ SET\_BIT(SYSCFG-\/>PMCR,\ ConfigFastModePlus);}
\DoxyCodeLine{00554\ \}}
\DoxyCodeLine{00555\ }
\DoxyCodeLine{00574\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00575\ \{}
\DoxyCodeLine{00576\ \ \ CLEAR\_BIT(SYSCFG-\/>PMCR,\ ConfigFastModePlus);}
\DoxyCodeLine{00577\ \}}
\DoxyCodeLine{00578\ }
\DoxyCodeLine{00618\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetEXTISource(uint32\_t\ Port,\ uint32\_t\ Line)}
\DoxyCodeLine{00619\ \{}
\DoxyCodeLine{00620\ \ \ MODIFY\_REG(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U),\ Port\ <<\ ((POSITION\_VAL(Line\ >>\ 16U))\ \&\ 31U));}
\DoxyCodeLine{00621\ \}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00660\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetEXTISource(uint32\_t\ Line)}
\DoxyCodeLine{00661\ \{}
\DoxyCodeLine{00662\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U))\ >>\ (POSITION\_VAL(Line\ >>\ 16U)\ \&\ 31U));}
\DoxyCodeLine{00663\ \}}
\DoxyCodeLine{00664\ }
\DoxyCodeLine{00696\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetTIMBreakInputs(uint32\_t\ Break)}
\DoxyCodeLine{00697\ \{}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00699\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ \(\backslash\)}
\DoxyCodeLine{00700\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR\_SRAM3L\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ |\ \(\backslash\)}
\DoxyCodeLine{00701\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}}\ \ \ \ \ |\ SYSCFG\_CFGR\_CM4L,\ Break);}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#elif\ defined(SYSCFG\_CFGR\_AXISRAML)\ \&\&\ defined(SYSCFG\_CFGR\_SRAM3L)}}
\DoxyCodeLine{00703\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ \(\backslash\)}
\DoxyCodeLine{00704\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR\_SRAM3L\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ |\ \(\backslash\)}
\DoxyCodeLine{00705\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}},\ Break);}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#elif\ defined(SYSCFG\_CFGR\_AXISRAML)}}
\DoxyCodeLine{00707\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ \(\backslash\)}
\DoxyCodeLine{00708\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}},\(\backslash\)}
\DoxyCodeLine{00709\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Break);}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00711\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\(\backslash\)}
\DoxyCodeLine{00712\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ |\ \(\backslash\)}
\DoxyCodeLine{00713\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}},\ Break);}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00715\ \}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00747\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetTIMBreakInputs(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00748\ \{}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{00750\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR,\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \(\backslash\)}
\DoxyCodeLine{00751\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ SYSCFG\_CFGR\_SRAM3L\ |\ \(\backslash\)}
\DoxyCodeLine{00752\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{00753\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}}\ \ \ |\ SYSCFG\_CFGR\_CM4L));}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#elif\ defined\ (SYSCFG\_CFGR\_AXISRAML)\ \&\&\ defined(SYSCFG\_CFGR\_SRAM3L)}}
\DoxyCodeLine{00755\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR,\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \(\backslash\)}
\DoxyCodeLine{00756\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ SYSCFG\_CFGR\_SRAM3L\ |\ \(\backslash\)}
\DoxyCodeLine{00757\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{00758\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}}\ ));}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#elif\ defined\ (SYSCFG\_CFGR\_AXISRAML)}}
\DoxyCodeLine{00760\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR,\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\_CFGR\_AXISRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \(\backslash\)}
\DoxyCodeLine{00761\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\_CFGR\_SRAM1L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\_CFGR\_SRAM2L}}\ |\ \(\backslash\)}
\DoxyCodeLine{00762\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\_CFGR\_SRAM4L}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\_CFGR\_BKRAML}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{00763\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}}\ ));}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00765\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR,\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\_CFGR\_ITCML}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\_CFGR\_DTCML}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\_CFGR\_CM7L}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{00766\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\_CFGR\_FLASHL}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\_CFGR\_PVDL}}\ ));}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00768\ \}}
\DoxyCodeLine{00769\ }
\DoxyCodeLine{00777\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableCompensationCell(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00778\ \{}
\DoxyCodeLine{00779\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244f3c821617ae5464952d028e2bfca9}{SYSCFG\_CCCSR\_EN}});}
\DoxyCodeLine{00780\ \}}
\DoxyCodeLine{00781\ }
\DoxyCodeLine{00789\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableCompensationCell(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00790\ \{}
\DoxyCodeLine{00791\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244f3c821617ae5464952d028e2bfca9}{SYSCFG\_CCCSR\_EN}});}
\DoxyCodeLine{00792\ \}}
\DoxyCodeLine{00793\ }
\DoxyCodeLine{00799\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledCompensationCell(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00800\ \{}
\DoxyCodeLine{00801\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244f3c821617ae5464952d028e2bfca9}{SYSCFG\_CCCSR\_EN}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244f3c821617ae5464952d028e2bfca9}{SYSCFG\_CCCSR\_EN}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00802\ \}}
\DoxyCodeLine{00803\ }
\DoxyCodeLine{00809\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsActiveFlag\_CMPCR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00810\ \{}
\DoxyCodeLine{00811\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e0d9f735e06c905fa99c725086c543}{SYSCFG\_CCCSR\_READY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e0d9f735e06c905fa99c725086c543}{SYSCFG\_CCCSR\_READY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00812\ \}}
\DoxyCodeLine{00813\ }
\DoxyCodeLine{00822\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIOSpeedOptimization(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00823\ \{}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV)}}
\DoxyCodeLine{00825\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a5052167af396619983b0a9957f33}{SYSCFG\_CCCSR\_HSLV}});}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00827\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV0);}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#endif\ \ \ }\textcolor{comment}{/*\ SYSCFG\_CCCSR\_HSLV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00829\ \}}
\DoxyCodeLine{00830\ }
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00840\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIOSpeedOptimization1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00841\ \{}
\DoxyCodeLine{00842\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV1);}
\DoxyCodeLine{00843\ \}}
\DoxyCodeLine{00844\ }
\DoxyCodeLine{00853\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIOSpeedOptimization2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00854\ \{}
\DoxyCodeLine{00855\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV2);}
\DoxyCodeLine{00856\ \}}
\DoxyCodeLine{00857\ }
\DoxyCodeLine{00866\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIOSpeedOptimization3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00867\ \{}
\DoxyCodeLine{00868\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV3);}
\DoxyCodeLine{00869\ \}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCSR\_HSLV1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00871\ }
\DoxyCodeLine{00872\ }
\DoxyCodeLine{00881\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIOSpeedOptimization(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00882\ \{}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV)}}
\DoxyCodeLine{00884\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a5052167af396619983b0a9957f33}{SYSCFG\_CCCSR\_HSLV}});}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00886\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV0);}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#endif\ \ \ }\textcolor{comment}{/*\ SYSCFG\_CCCSR\_HSLV\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00888\ \}}
\DoxyCodeLine{00889\ }
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00899\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIOSpeedOptimization1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00900\ \{}
\DoxyCodeLine{00901\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV1);}
\DoxyCodeLine{00902\ \}}
\DoxyCodeLine{00903\ }
\DoxyCodeLine{00912\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIOSpeedOptimization2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00913\ \{}
\DoxyCodeLine{00914\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV2);}
\DoxyCodeLine{00915\ \}}
\DoxyCodeLine{00916\ }
\DoxyCodeLine{00925\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIOSpeedOptimization3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00926\ \{}
\DoxyCodeLine{00927\ \ \ CLEAR\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV3);}
\DoxyCodeLine{00928\ \}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCSR\_HSLV1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00930\ }
\DoxyCodeLine{00936\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIOSpeedOptimization(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00937\ \{}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV)}}
\DoxyCodeLine{00939\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a5052167af396619983b0a9957f33}{SYSCFG\_CCCSR\_HSLV}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a5052167af396619983b0a9957f33}{SYSCFG\_CCCSR\_HSLV}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00941\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV0)\ ==\ SYSCFG\_CCCSR\_HSLV0)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCSR\_HSLV*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00943\ \}}
\DoxyCodeLine{00944\ }
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CCCSR\_HSLV1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00951\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIOSpeedOptimization1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00952\ \{}
\DoxyCodeLine{00953\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV1)\ ==\ SYSCFG\_CCCSR\_HSLV1)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00954\ \}}
\DoxyCodeLine{00955\ }
\DoxyCodeLine{00961\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIOSpeedOptimization2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00962\ \{}
\DoxyCodeLine{00963\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV2)\ ==\ SYSCFG\_CCCSR\_HSLV2)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00964\ \}}
\DoxyCodeLine{00965\ }
\DoxyCodeLine{00971\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIOSpeedOptimization3(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00972\ \{}
\DoxyCodeLine{00973\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_HSLV3)\ ==\ SYSCFG\_CCCSR\_HSLV3)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00974\ \}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCSR\_HSLV1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00986\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetCellCompensationCode(uint32\_t\ CompCode)}
\DoxyCodeLine{00987\ \{}
\DoxyCodeLine{00988\ \ \ SET\_BIT(SYSCFG-\/>CCCSR,\ CompCode);}
\DoxyCodeLine{00989\ \}}
\DoxyCodeLine{00990\ }
\DoxyCodeLine{00998\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetCellCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00999\ \{}
\DoxyCodeLine{01000\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6596bbbb455bf3f6593c9aa4a350cae9}{SYSCFG\_CCCSR\_CS}}));}
\DoxyCodeLine{01001\ \}}
\DoxyCodeLine{01002\ }
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_CCCSR\_CS\_MMC}}
\DoxyCodeLine{01004\ }
\DoxyCodeLine{01012\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_MMCGetCellCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01013\ \{}
\DoxyCodeLine{01014\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCSR,\ SYSCFG\_CCCSR\_CS\_MMC));}
\DoxyCodeLine{01015\ \}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCSR\_CS\_MMC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01017\ }
\DoxyCodeLine{01023\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetPMOSCompensationValue(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01024\ \{}
\DoxyCodeLine{01025\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCVR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1376b39d472dcec645dd842f70831d3f}{SYSCFG\_CCVR\_PCV}}));}
\DoxyCodeLine{01026\ \}}
\DoxyCodeLine{01027\ }
\DoxyCodeLine{01033\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetNMOSCompensationValue(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01034\ \{}
\DoxyCodeLine{01035\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCVR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cb2b01cea02d9d73fd67f29ad12031}{SYSCFG\_CCVR\_NCV}}));}
\DoxyCodeLine{01036\ \}}
\DoxyCodeLine{01037\ }
\DoxyCodeLine{01046\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetPMOSCompensationCode(uint32\_t\ PMOSCode)}
\DoxyCodeLine{01047\ \{}
\DoxyCodeLine{01048\ \ \ MODIFY\_REG(SYSCFG-\/>CCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d606dac4b0ac42bc31e6d42e53277b9}{SYSCFG\_CCCR\_PCC}},\ PMOSCode);}
\DoxyCodeLine{01049\ \}}
\DoxyCodeLine{01050\ }
\DoxyCodeLine{01056\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetPMOSCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01057\ \{}
\DoxyCodeLine{01058\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d606dac4b0ac42bc31e6d42e53277b9}{SYSCFG\_CCCR\_PCC}}));}
\DoxyCodeLine{01059\ \}}
\DoxyCodeLine{01060\ }
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_CCCR\_PCC\_MMC}}
\DoxyCodeLine{01062\ }
\DoxyCodeLine{01071\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_MMCSetPMOSCompensationCode(uint32\_t\ PMOSCode)}
\DoxyCodeLine{01072\ \{}
\DoxyCodeLine{01073\ \ \ MODIFY\_REG(SYSCFG-\/>CCCR,\ SYSCFG\_CCCR\_PCC\_MMC,\ PMOSCode);}
\DoxyCodeLine{01074\ \}}
\DoxyCodeLine{01075\ }
\DoxyCodeLine{01081\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_MMCGetPMOSCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01082\ \{}
\DoxyCodeLine{01083\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCR,\ SYSCFG\_CCCR\_PCC\_MMC));}
\DoxyCodeLine{01084\ \}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CCCR\_PCC\_MMC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01086\ }
\DoxyCodeLine{01095\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetNMOSCompensationCode(uint32\_t\ NMOSCode)}
\DoxyCodeLine{01096\ \{}
\DoxyCodeLine{01097\ \ \ MODIFY\_REG(SYSCFG-\/>CCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c7c40b1164ddc8697191651c90a4fc}{SYSCFG\_CCCR\_NCC}},\ NMOSCode);}
\DoxyCodeLine{01098\ \}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01105\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetNMOSCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01106\ \{}
\DoxyCodeLine{01107\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c7c40b1164ddc8697191651c90a4fc}{SYSCFG\_CCCR\_NCC}}));}
\DoxyCodeLine{01108\ \}}
\DoxyCodeLine{01109\ }
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_CCCR\_NCC\_MMC}}
\DoxyCodeLine{01111\ }
\DoxyCodeLine{01120\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_VDMMCSetNMOSCompensationCode(uint32\_t\ NMOSCode)}
\DoxyCodeLine{01121\ \{}
\DoxyCodeLine{01122\ \ \ MODIFY\_REG(SYSCFG-\/>CCCR,\ SYSCFG\_CCCR\_NCC\_MMC,\ NMOSCode);}
\DoxyCodeLine{01123\ \}}
\DoxyCodeLine{01124\ }
\DoxyCodeLine{01130\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_VDMMCGetNMOSCompensationCode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01131\ \{}
\DoxyCodeLine{01132\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CCCR,\ SYSCFG\_CCCR\_NCC\_MMC));}
\DoxyCodeLine{01133\ \}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_CCCR\_NCC\_MMC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01135\ }
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_PKGR\_PKG}\textcolor{preprocessor}{}}
\DoxyCodeLine{01160\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetPackage(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01161\ \{}
\DoxyCodeLine{01162\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>PKGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb001dbcb67b14fba6da5e61174fede2}{SYSCFG\_PKGR\_PKG}}));}
\DoxyCodeLine{01163\ \}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_PKGR\_PKG*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01165\ }
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR0\_RDP}\textcolor{preprocessor}{}}
\DoxyCodeLine{01175\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFLashProtectionLevel(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01176\ \{}
\DoxyCodeLine{01177\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR0,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9878a554e7729aa5940e3ef9610aef70}{SYSCFG\_UR0\_RDP}}));}
\DoxyCodeLine{01178\ \}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR0\_BKS}\textcolor{preprocessor}{}}
\DoxyCodeLine{01185\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFLashBankAddressesSwaped(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01186\ \{}
\DoxyCodeLine{01187\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR0,\ SYSCFG\_UR0\_BKS)\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01188\ \}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR0\_BKS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01190\ }
\DoxyCodeLine{01200\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetBrownoutResetLevel(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01201\ \{}
\DoxyCodeLine{01202\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6e314afaadaf6dadc4a5a7720d4c41}{SYSCFG\_UR2\_BORH}}));}
\DoxyCodeLine{01203\ \}}
\DoxyCodeLine{01210\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetCM7BootAddress0(uint16\_t\ BootAddress)}
\DoxyCodeLine{01211\ \{}
\DoxyCodeLine{01212\ \ \ \textcolor{comment}{/*\ Configure\ CM7\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01214\ \ \ MODIFY\_REG(SYSCFG-\/>UR2,\ SYSCFG\_UR2\_BCM7\_ADD0,\ ((uint32\_t)BootAddress\ <<\ SYSCFG\_UR2\_BCM7\_ADD0\_Pos));}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01216\ \ \ MODIFY\_REG(SYSCFG-\/>UR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e79ec84bd03ea4ad59c2c25460117e4}{SYSCFG\_UR2\_BOOT\_ADD0}},\ ((uint32\_t)BootAddress\ <<\ SYSCFG\_UR2\_BOOT\_ADD0\_Pos));}
\DoxyCodeLine{01217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01218\ }
\DoxyCodeLine{01219\ \}}
\DoxyCodeLine{01220\ }
\DoxyCodeLine{01226\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SYSCFG\_GetCM7BootAddress0(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01227\ \{}
\DoxyCodeLine{01228\ \ \ \textcolor{comment}{/*\ Get\ CM7\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01230\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)((uint32\_t)READ\_BIT(SYSCFG-\/>UR2,\ SYSCFG\_UR2\_BCM7\_ADD0)\ >>\ SYSCFG\_UR2\_BCM7\_ADD0\_Pos);}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01232\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)((uint32\_t)READ\_BIT(SYSCFG-\/>UR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e79ec84bd03ea4ad59c2c25460117e4}{SYSCFG\_UR2\_BOOT\_ADD0}})\ >>\ SYSCFG\_UR2\_BOOT\_ADD0\_Pos);}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01234\ \}}
\DoxyCodeLine{01235\ }
\DoxyCodeLine{01242\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetCM7BootAddress1(uint16\_t\ BootAddress)}
\DoxyCodeLine{01243\ \{}
\DoxyCodeLine{01244\ \ \ \textcolor{comment}{/*\ Configure\ CM7\ BOOT\ ADD1\ */}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01246\ \ \ MODIFY\_REG(SYSCFG-\/>UR3,\ SYSCFG\_UR3\_BCM7\_ADD1,\ BootAddress);}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01248\ \ \ MODIFY\_REG(SYSCFG-\/>UR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62d8e451645459daccf54565cb13244}{SYSCFG\_UR3\_BOOT\_ADD1}},\ BootAddress);}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ \}}
\DoxyCodeLine{01251\ }
\DoxyCodeLine{01257\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SYSCFG\_GetCM7BootAddress1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01258\ \{}
\DoxyCodeLine{01259\ \ \ \textcolor{comment}{/*\ Get\ CM7\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{01261\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(SYSCFG-\/>UR3,\ SYSCFG\_UR3\_BCM7\_ADD1));}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01263\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(SYSCFG-\/>UR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62d8e451645459daccf54565cb13244}{SYSCFG\_UR3\_BOOT\_ADD1}}));}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01265\ \}}
\DoxyCodeLine{01266\ }
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01274\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetCM4BootAddress0(uint16\_t\ BootAddress)}
\DoxyCodeLine{01275\ \{}
\DoxyCodeLine{01276\ \ \ \textcolor{comment}{/*\ Configure\ CM4\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01277\ \ \ MODIFY\_REG(SYSCFG-\/>UR3,\ SYSCFG\_UR3\_BCM4\_ADD0,\ ((uint32\_t)BootAddress\ <<\ SYSCFG\_UR3\_BCM4\_ADD0\_Pos));}
\DoxyCodeLine{01278\ \}}
\DoxyCodeLine{01279\ }
\DoxyCodeLine{01285\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SYSCFG\_GetCM4BootAddress0(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01286\ \{}
\DoxyCodeLine{01287\ \ \ \textcolor{comment}{/*\ Get\ CM4\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01288\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)((uint32\_t)READ\_BIT(SYSCFG-\/>UR3,\ SYSCFG\_UR3\_BCM4\_ADD0)\ >>\ SYSCFG\_UR3\_BCM4\_ADD0\_Pos);}
\DoxyCodeLine{01289\ \}}
\DoxyCodeLine{01290\ }
\DoxyCodeLine{01297\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetCM4BootAddress1(uint16\_t\ BootAddress)}
\DoxyCodeLine{01298\ \{}
\DoxyCodeLine{01299\ \ \ \textcolor{comment}{/*\ Configure\ CM4\ BOOT\ ADD1\ */}}
\DoxyCodeLine{01300\ \ \ MODIFY\_REG(SYSCFG-\/>UR4,\ SYSCFG\_UR4\_BCM4\_ADD1,\ BootAddress);}
\DoxyCodeLine{01301\ \}}
\DoxyCodeLine{01302\ }
\DoxyCodeLine{01308\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_SYSCFG\_GetCM4BootAddress1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01309\ \{}
\DoxyCodeLine{01310\ \ \ \textcolor{comment}{/*\ Get\ CM4\ BOOT\ ADD0\ */}}
\DoxyCodeLine{01311\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(SYSCFG-\/>UR4,\ SYSCFG\_UR4\_BCM4\_ADD1));}
\DoxyCodeLine{01312\ \}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01314\ }
\DoxyCodeLine{01320\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1ProtectedAreaErasable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01321\ \{}
\DoxyCodeLine{01322\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR4,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad030d0a668cba32fc13162a4d6f40dab}{SYSCFG\_UR4\_MEPAD\_BANK1}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad030d0a668cba32fc13162a4d6f40dab}{SYSCFG\_UR4\_MEPAD\_BANK1}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01323\ \}}
\DoxyCodeLine{01324\ }
\DoxyCodeLine{01330\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1SecuredAreaErasable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01331\ \{}
\DoxyCodeLine{01332\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e745c27b1e10e8f7b98a9c4f5a08ed3}{SYSCFG\_UR5\_MESAD\_BANK1}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e745c27b1e10e8f7b98a9c4f5a08ed3}{SYSCFG\_UR5\_MESAD\_BANK1}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01333\ \}}
\DoxyCodeLine{01334\ }
\DoxyCodeLine{01340\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector0WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01341\ \{}
\DoxyCodeLine{01342\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR0\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01343\ \}}
\DoxyCodeLine{01344\ }
\DoxyCodeLine{01350\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector1WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01351\ \{}
\DoxyCodeLine{01352\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR1\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01353\ \}}
\DoxyCodeLine{01354\ }
\DoxyCodeLine{01360\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector2WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01361\ \{}
\DoxyCodeLine{01362\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR2\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01363\ \}}
\DoxyCodeLine{01364\ }
\DoxyCodeLine{01370\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector3WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01371\ \{}
\DoxyCodeLine{01372\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR3\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01373\ \}}
\DoxyCodeLine{01374\ }
\DoxyCodeLine{01380\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector4WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01381\ \{}
\DoxyCodeLine{01382\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR4\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01383\ \}}
\DoxyCodeLine{01384\ }
\DoxyCodeLine{01390\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector5WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01391\ \{}
\DoxyCodeLine{01392\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR5\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01393\ \}}
\DoxyCodeLine{01394\ }
\DoxyCodeLine{01400\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector6WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01401\ \{}
\DoxyCodeLine{01402\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR6\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01403\ \}}
\DoxyCodeLine{01404\ }
\DoxyCodeLine{01410\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB1Sector7WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01411\ \{}
\DoxyCodeLine{01412\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR5,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\_UR5\_WRPN\_BANK1}}\ \&\ LL\_SYSCFG\_FLASH\_B1\_SECTOR7\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01413\ \}}
\DoxyCodeLine{01414\ }
\DoxyCodeLine{01420\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB1ProtectedAreaStartAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01421\ \{}
\DoxyCodeLine{01422\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR6,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9020e63ad08ae809e59a192af6aeaa9c}{SYSCFG\_UR6\_PABEG\_BANK1}}));}
\DoxyCodeLine{01423\ \}}
\DoxyCodeLine{01424\ }
\DoxyCodeLine{01430\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB1ProtectedAreaEndAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01431\ \{}
\DoxyCodeLine{01432\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR6,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507f3c68b4e7597a2356e478923f3350}{SYSCFG\_UR6\_PAEND\_BANK1}}));}
\DoxyCodeLine{01433\ \}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01440\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB1SecuredAreaStartAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01441\ \{}
\DoxyCodeLine{01442\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR7,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37d2e4df31e6ba910c1989216305618}{SYSCFG\_UR7\_SABEG\_BANK1}}));}
\DoxyCodeLine{01443\ \}}
\DoxyCodeLine{01444\ }
\DoxyCodeLine{01450\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB1SecuredAreaEndAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01451\ \{}
\DoxyCodeLine{01452\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR7,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1b380f33e7274535529a8622d6467c}{SYSCFG\_UR7\_SAEND\_BANK1}}));}
\DoxyCodeLine{01453\ \}}
\DoxyCodeLine{01454\ }
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR8\_MEPAD\_BANK2}\textcolor{preprocessor}{}}
\DoxyCodeLine{01461\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2ProtectedAreaErasable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01462\ \{}
\DoxyCodeLine{01463\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR8,\ SYSCFG\_UR8\_MEPAD\_BANK2)\ ==\ SYSCFG\_UR8\_MEPAD\_BANK2)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01464\ \}}
\DoxyCodeLine{01465\ }
\DoxyCodeLine{01471\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2SecuredAreaErasable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01472\ \{}
\DoxyCodeLine{01473\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR8,\ SYSCFG\_UR8\_MESAD\_BANK2)\ ==\ SYSCFG\_UR8\_MESAD\_BANK2)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01474\ \}}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR8\_MEPAD\_BANK2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01476\ }
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR9\_WRPN\_BANK2}\textcolor{preprocessor}{}}
\DoxyCodeLine{01483\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector0WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01484\ \{}
\DoxyCodeLine{01485\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR0\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01486\ \}}
\DoxyCodeLine{01487\ }
\DoxyCodeLine{01493\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector1WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01494\ \{}
\DoxyCodeLine{01495\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR1\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01496\ \}}
\DoxyCodeLine{01497\ }
\DoxyCodeLine{01503\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector2WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01504\ \{}
\DoxyCodeLine{01505\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR2\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01506\ \}}
\DoxyCodeLine{01507\ }
\DoxyCodeLine{01513\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector3WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01514\ \{}
\DoxyCodeLine{01515\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR3\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01516\ \}}
\DoxyCodeLine{01517\ }
\DoxyCodeLine{01523\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector4WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01524\ \{}
\DoxyCodeLine{01525\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR4\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01526\ \}}
\DoxyCodeLine{01527\ }
\DoxyCodeLine{01533\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector5WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01534\ \{}
\DoxyCodeLine{01535\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR5\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01536\ \}}
\DoxyCodeLine{01537\ }
\DoxyCodeLine{01543\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector6WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01544\ \{}
\DoxyCodeLine{01545\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR6\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01546\ \}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01553\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsFlashB2Sector7WriteProtected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01554\ \{}
\DoxyCodeLine{01555\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_WRPN\_BANK2)\ ==\ (SYSCFG\_UR9\_WRPN\_BANK2\ \&\ LL\_SYSCFG\_FLASH\_B2\_SECTOR7\_STATUS\_BIT))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01556\ \}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01563\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB2ProtectedAreaStartAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01564\ \{}
\DoxyCodeLine{01565\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR9,\ SYSCFG\_UR9\_PABEG\_BANK2));}
\DoxyCodeLine{01566\ \}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR9\_WRPN\_BANK2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR10\_PAEND\_BANK2}\textcolor{preprocessor}{}}
\DoxyCodeLine{01575\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB2ProtectedAreaEndAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01576\ \{}
\DoxyCodeLine{01577\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR10,\ SYSCFG\_UR10\_PAEND\_BANK2));}
\DoxyCodeLine{01578\ \}}
\DoxyCodeLine{01579\ }
\DoxyCodeLine{01585\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB2SecuredAreaStartAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01586\ \{}
\DoxyCodeLine{01587\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR10,\ SYSCFG\_UR10\_SABEG\_BANK2));}
\DoxyCodeLine{01588\ \}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR10\_PAEND\_BANK2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01590\ }
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR11\_SAEND\_BANK2}\textcolor{preprocessor}{}}
\DoxyCodeLine{01597\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashB2SecuredAreaEndAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01598\ \{}
\DoxyCodeLine{01599\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR11,\ SYSCFG\_UR11\_SAEND\_BANK2));}
\DoxyCodeLine{01600\ \}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR11\_SAEND\_BANK2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01602\ }
\DoxyCodeLine{01610\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetIWDG1ControlMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01611\ \{}
\DoxyCodeLine{01612\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR11,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ebc685638222b9e501c497794199e1}{SYSCFG\_UR11\_IWDG1M}}));}
\DoxyCodeLine{01613\ \}}
\DoxyCodeLine{01614\ }
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01623\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetIWDG2ControlMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01624\ \{}
\DoxyCodeLine{01625\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR12,\ SYSCFG\_UR12\_IWDG2M));}
\DoxyCodeLine{01626\ \}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01634\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsSecureModeEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01635\ \{}
\DoxyCodeLine{01636\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR12,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190524d21ec9f37bbe31d777ba06ad99}{SYSCFG\_UR12\_SECURE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190524d21ec9f37bbe31d777ba06ad99}{SYSCFG\_UR12\_SECURE}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01637\ \}}
\DoxyCodeLine{01638\ }
\DoxyCodeLine{01644\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsD1StandbyGenerateReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01645\ \{}
\DoxyCodeLine{01646\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR13,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1fd1db8fa4e29d4a2d078e3aca2977}{SYSCFG\_UR13\_D1SBRST}})\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01647\ \}}
\DoxyCodeLine{01648\ }
\DoxyCodeLine{01658\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetSecuredDTCMSize(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01659\ \{}
\DoxyCodeLine{01660\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR13,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56779163ab865bedd68c472238a0d9c9}{SYSCFG\_UR13\_SDRS}}));}
\DoxyCodeLine{01661\ \}}
\DoxyCodeLine{01662\ }
\DoxyCodeLine{01668\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsD1StopGenerateReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01669\ \{}
\DoxyCodeLine{01670\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR14,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7872c1dbf3a888c0511459fa1c0f092b}{SYSCFG\_UR14\_D1STPRST}})\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01671\ \}}
\DoxyCodeLine{01672\ }
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01679\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsD2StandbyGenerateReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01680\ \{}
\DoxyCodeLine{01681\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR14,\ SYSCFG\_UR14\_D2SBRST)\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01682\ \}}
\DoxyCodeLine{01683\ }
\DoxyCodeLine{01689\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsD2StopGenerateReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01690\ \{}
\DoxyCodeLine{01691\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR15,\ SYSCFG\_UR15\_D2STPRST)\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01692\ \}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01694\ }
\DoxyCodeLine{01700\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsIWDGFrozenInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01701\ \{}
\DoxyCodeLine{01702\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR15,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe21e5e60129a2cd2df78e62b10c77d7}{SYSCFG\_UR15\_FZIWDGSTB}})\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01703\ \}}
\DoxyCodeLine{01704\ }
\DoxyCodeLine{01710\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsIWDGFrozenInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01711\ \{}
\DoxyCodeLine{01712\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR16,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde2fb8fd82b8d17ab71ee3ddf772a1a}{SYSCFG\_UR16\_FZIWDGSTP}})\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01713\ \}}
\DoxyCodeLine{01714\ }
\DoxyCodeLine{01720\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsPrivateKeyProgrammed(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01721\ \{}
\DoxyCodeLine{01722\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR16,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761d95d78afb2cbb3e100fe17fe9639}{SYSCFG\_UR16\_PKP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761d95d78afb2cbb3e100fe17fe9639}{SYSCFG\_UR16\_PKP}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01723\ \}}
\DoxyCodeLine{01724\ }
\DoxyCodeLine{01733\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsActiveFlag\_IOHSLV(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01734\ \{}
\DoxyCodeLine{01735\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR17,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80685fbad670194ae9489880e0cd8f81}{SYSCFG\_UR17\_IOHSLV}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80685fbad670194ae9489880e0cd8f81}{SYSCFG\_UR17\_IOHSLV}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01736\ \}}
\DoxyCodeLine{01737\ }
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR17\_TCM\_AXI\_CFG}\textcolor{preprocessor}{}}
\DoxyCodeLine{01748\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_Get\_ITCM\_AXI\_RAM\_Size(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01749\ \{}
\DoxyCodeLine{01750\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>UR17,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ca6d4fa81d4c5af87bdacdb298f905}{SYSCFG\_UR17\_TCM\_AXI\_CFG}}));}
\DoxyCodeLine{01751\ \}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR17\_TCM\_AXI\_CFG*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01753\ }
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#ifdef\ SYSCFG\_UR18\_CPU\_FREQ\_BOOST}\textcolor{preprocessor}{}}
\DoxyCodeLine{01760\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsCpuFreqBoostEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01761\ \{}
\DoxyCodeLine{01762\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>UR18,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914859816ec9fe07dc6f9645dd05387a}{SYSCFG\_UR18\_CPU\_FREQ\_BOOST}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914859816ec9fe07dc6f9645dd05387a}{SYSCFG\_UR18\_CPU\_FREQ\_BOOST}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01763\ \}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR18\_CPU\_FREQ\_BOOST*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01765\ }
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SYSCFG\_UR0\_RDP*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01767\ }
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01775\ }
\DoxyCodeLine{01781\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetDeviceID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01782\ \{}
\DoxyCodeLine{01783\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_DEV\_ID));}
\DoxyCodeLine{01784\ \}}
\DoxyCodeLine{01785\ }
\DoxyCodeLine{01793\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetRevisionID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01794\ \{}
\DoxyCodeLine{01795\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_REV\_ID)\ >>\ DBGMCU\_IDCODE\_REV\_ID\_Pos);}
\DoxyCodeLine{01796\ \}}
\DoxyCodeLine{01797\ }
\DoxyCodeLine{01803\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD1DebugInSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01804\ \{}
\DoxyCodeLine{01805\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEPD1);}
\DoxyCodeLine{01806\ \}}
\DoxyCodeLine{01807\ }
\DoxyCodeLine{01813\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD1DebugInSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01814\ \{}
\DoxyCodeLine{01815\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEPD1);}
\DoxyCodeLine{01816\ \}}
\DoxyCodeLine{01817\ }
\DoxyCodeLine{01823\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD1DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01824\ \{}
\DoxyCodeLine{01825\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD1);}
\DoxyCodeLine{01826\ \}}
\DoxyCodeLine{01827\ }
\DoxyCodeLine{01833\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD1DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01834\ \{}
\DoxyCodeLine{01835\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD1);}
\DoxyCodeLine{01836\ \}}
\DoxyCodeLine{01837\ }
\DoxyCodeLine{01843\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD1DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01844\ \{}
\DoxyCodeLine{01845\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD1);}
\DoxyCodeLine{01846\ \}}
\DoxyCodeLine{01847\ }
\DoxyCodeLine{01853\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD1DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01854\ \{}
\DoxyCodeLine{01855\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD1);}
\DoxyCodeLine{01856\ \}}
\DoxyCodeLine{01857\ }
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01864\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD2DebugInSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01865\ \{}
\DoxyCodeLine{01866\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEPD2);}
\DoxyCodeLine{01867\ \}}
\DoxyCodeLine{01868\ }
\DoxyCodeLine{01874\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD2DebugInSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01875\ \{}
\DoxyCodeLine{01876\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEPD2);}
\DoxyCodeLine{01877\ \}}
\DoxyCodeLine{01878\ }
\DoxyCodeLine{01884\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD2DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01885\ \{}
\DoxyCodeLine{01886\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD2);}
\DoxyCodeLine{01887\ \}}
\DoxyCodeLine{01888\ }
\DoxyCodeLine{01894\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD2DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01895\ \{}
\DoxyCodeLine{01896\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD2);}
\DoxyCodeLine{01897\ \}}
\DoxyCodeLine{01898\ }
\DoxyCodeLine{01904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD2DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01905\ \{}
\DoxyCodeLine{01906\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD2);}
\DoxyCodeLine{01907\ \}}
\DoxyCodeLine{01908\ }
\DoxyCodeLine{01914\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD2DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01915\ \{}
\DoxyCodeLine{01916\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD2);}
\DoxyCodeLine{01917\ \}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01919\ }
\DoxyCodeLine{01920\ }
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_CR\_DBG\_STOPD3)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01927\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD3DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01928\ \{}
\DoxyCodeLine{01929\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD3);}
\DoxyCodeLine{01930\ \}}
\DoxyCodeLine{01931\ }
\DoxyCodeLine{01937\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD3DebugInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01938\ \{}
\DoxyCodeLine{01939\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOPD3);}
\DoxyCodeLine{01940\ \}}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_CR\_DBG\_STOPD3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01942\ }
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\#if\ defined(DBGMCU\_CR\_DBG\_STANDBYD3)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01949\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD3DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01950\ \{}
\DoxyCodeLine{01951\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD3);}
\DoxyCodeLine{01952\ \}}
\DoxyCodeLine{01953\ }
\DoxyCodeLine{01959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD3DebugInStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01960\ \{}
\DoxyCodeLine{01961\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBYD3);}
\DoxyCodeLine{01962\ \}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_CR\_DBG\_STANDBYD3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{01964\ }
\DoxyCodeLine{01970\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableTracePortClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01971\ \{}
\DoxyCodeLine{01972\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_TRACECKEN);}
\DoxyCodeLine{01973\ \}}
\DoxyCodeLine{01974\ }
\DoxyCodeLine{01980\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableTracePortClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01981\ \{}
\DoxyCodeLine{01982\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_TRACECKEN);}
\DoxyCodeLine{01983\ \}}
\DoxyCodeLine{01984\ }
\DoxyCodeLine{01990\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD1DebugClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01991\ \{}
\DoxyCodeLine{01992\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_CKD1EN);}
\DoxyCodeLine{01993\ \}}
\DoxyCodeLine{01994\ }
\DoxyCodeLine{02000\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD1DebugClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02001\ \{}
\DoxyCodeLine{02002\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_CKD1EN);}
\DoxyCodeLine{02003\ \}}
\DoxyCodeLine{02004\ }
\DoxyCodeLine{02010\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableD3DebugClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02011\ \{}
\DoxyCodeLine{02012\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_CKD3EN);}
\DoxyCodeLine{02013\ \}}
\DoxyCodeLine{02014\ }
\DoxyCodeLine{02020\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableD3DebugClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02021\ \{}
\DoxyCodeLine{02022\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_CKD3EN);}
\DoxyCodeLine{02023\ \}}
\DoxyCodeLine{02024\ }
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRGIO\_INPUT\_DIRECTION\ \ \ 0U}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRGIO\_OUTPUT\_DIRECTION\ \ DBGMCU\_CR\_DBG\_TRGOEN}\textcolor{preprocessor}{}}
\DoxyCodeLine{02035\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_SetExternalTriggerPinDirection(uint32\_t\ PinDirection)}
\DoxyCodeLine{02036\ \{}
\DoxyCodeLine{02037\ \ \ MODIFY\_REG(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_TRGOEN,\ PinDirection);}
\DoxyCodeLine{02038\ \}}
\DoxyCodeLine{02039\ }
\DoxyCodeLine{02047\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetExternalTriggerPinDirection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02048\ \{}
\DoxyCodeLine{02049\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_TRGOEN));}
\DoxyCodeLine{02050\ \}}
\DoxyCodeLine{02051\ }
\DoxyCodeLine{02087\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02088\ \{}
\DoxyCodeLine{02089\ \ \ SET\_BIT(DBGMCU-\/>APB1LFZ1,\ Periphs);}
\DoxyCodeLine{02090\ \}}
\DoxyCodeLine{02091\ }
\DoxyCodeLine{02127\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02128\ \{}
\DoxyCodeLine{02129\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1LFZ1,\ Periphs);}
\DoxyCodeLine{02130\ \}}
\DoxyCodeLine{02131\ }
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#ifdef\ DBGMCU\_APB1HFZ1\_DBG\_FDCAN}\textcolor{preprocessor}{}}
\DoxyCodeLine{02140\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02141\ \{}
\DoxyCodeLine{02142\ \ \ SET\_BIT(DBGMCU-\/>APB1HFZ1,\ Periphs);}
\DoxyCodeLine{02143\ \}}
\DoxyCodeLine{02144\ }
\DoxyCodeLine{02152\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02153\ \{}
\DoxyCodeLine{02154\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1HFZ1,\ Periphs);}
\DoxyCodeLine{02155\ \}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DBGMCU\_APB1HFZ1\_DBG\_FDCAN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{02157\ }
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#if\ defined(TIM23)\ ||\ defined(TIM24)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02168\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02169\ \{}
\DoxyCodeLine{02170\ \ \ SET\_BIT(DBGMCU-\/>APB1HFZ1,\ Periphs);}
\DoxyCodeLine{02171\ \}}
\DoxyCodeLine{02172\ }
\DoxyCodeLine{02182\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02183\ \{}
\DoxyCodeLine{02184\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1HFZ1,\ Periphs);}
\DoxyCodeLine{02185\ \}}
\DoxyCodeLine{02186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ ||\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02187\ }
\DoxyCodeLine{02207\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02208\ \{}
\DoxyCodeLine{02209\ \ \ SET\_BIT(DBGMCU-\/>APB2FZ1,\ Periphs);}
\DoxyCodeLine{02210\ \}}
\DoxyCodeLine{02211\ }
\DoxyCodeLine{02231\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02232\ \{}
\DoxyCodeLine{02233\ \ \ CLEAR\_BIT(DBGMCU-\/>APB2FZ1,\ Periphs);}
\DoxyCodeLine{02234\ \}}
\DoxyCodeLine{02235\ }
\DoxyCodeLine{02243\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB3\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02244\ \{}
\DoxyCodeLine{02245\ \ \ SET\_BIT(DBGMCU-\/>APB3FZ1,\ Periphs);}
\DoxyCodeLine{02246\ \}}
\DoxyCodeLine{02247\ }
\DoxyCodeLine{02255\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB3\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02256\ \{}
\DoxyCodeLine{02257\ \ \ CLEAR\_BIT(DBGMCU-\/>APB3FZ1,\ Periphs);}
\DoxyCodeLine{02258\ \}}
\DoxyCodeLine{02259\ }
\DoxyCodeLine{02281\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB4\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02282\ \{}
\DoxyCodeLine{02283\ \ \ SET\_BIT(DBGMCU-\/>APB4FZ1,\ Periphs);}
\DoxyCodeLine{02284\ \}}
\DoxyCodeLine{02285\ }
\DoxyCodeLine{02307\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB4\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{02308\ \{}
\DoxyCodeLine{02309\ \ \ CLEAR\_BIT(DBGMCU-\/>APB4FZ1,\ Periphs);}
\DoxyCodeLine{02310\ \}}
\DoxyCodeLine{02314\ }
\DoxyCodeLine{02318\ }
\DoxyCodeLine{02333\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_SetLatency(uint32\_t\ Latency)}
\DoxyCodeLine{02334\ \{}
\DoxyCodeLine{02335\ \ \ MODIFY\_REG(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}},\ Latency);}
\DoxyCodeLine{02336\ \}}
\DoxyCodeLine{02337\ }
\DoxyCodeLine{02351\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_GetLatency(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02352\ \{}
\DoxyCodeLine{02353\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}}));}
\DoxyCodeLine{02354\ \}}
\DoxyCodeLine{02355\ }
\DoxyCodeLine{02359\ }
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02364\ }
\DoxyCodeLine{02370\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ART\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02371\ \{}
\DoxyCodeLine{02372\ \ SET\_BIT(ART-\/>CTR,\ ART\_CTR\_EN);}
\DoxyCodeLine{02373\ \}}
\DoxyCodeLine{02374\ }
\DoxyCodeLine{02380\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ART\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02381\ \{}
\DoxyCodeLine{02382\ \ CLEAR\_BIT(ART-\/>CTR,\ ART\_CTR\_EN);}
\DoxyCodeLine{02383\ \}}
\DoxyCodeLine{02384\ }
\DoxyCodeLine{02390\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ART\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02391\ \{}
\DoxyCodeLine{02392\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ART-\/>CTR,\ ART\_CTR\_EN)\ ==\ ART\_CTR\_EN)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02393\ \}}
\DoxyCodeLine{02394\ }
\DoxyCodeLine{02402\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ART\_SetBaseAddress(uint32\_t\ BaseAddress)}
\DoxyCodeLine{02403\ \{}
\DoxyCodeLine{02404\ \ MODIFY\_REG(ART-\/>CTR,\ ART\_CTR\_PCACHEADDR,\ (((BaseAddress)\ >>\ 12U)\ \&\ 0x000FFF00UL));}
\DoxyCodeLine{02405\ \}}
\DoxyCodeLine{02406\ }
\DoxyCodeLine{02413\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ART\_GetBaseAddress(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02414\ \{}
\DoxyCodeLine{02415\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ART-\/>CTR,\ ART\_CTR\_PCACHEADDR)\ <<\ 12U);}
\DoxyCodeLine{02416\ \}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02418\ }
\DoxyCodeLine{02422\ }
\DoxyCodeLine{02426\ }
\DoxyCodeLine{02430\ }
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02432\ }
\DoxyCodeLine{02436\ }
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02438\ \}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02440\ }
\DoxyCodeLine{02441\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32H7xx\_LL\_SYSTEM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02442\ }

\end{DoxyCode}
